

---

# CS 152

## Computer Architecture and Engineering

### Lecture 21 – Advanced Processors II

---

2004-11-16

Dave Patterson

([www.cs.berkeley.edu/~patterson](http://www.cs.berkeley.edu/~patterson))

John Lazzaro

---

([www.cs.berkeley.edu/~lazzaro](http://www.cs.berkeley.edu/~lazzaro))  
[www-inst.eecs.berkeley.edu/~cs152/](http://www-inst.eecs.berkeley.edu/~cs152/)

---

Thanks to  
Krste  
Asanovic .  
..




# Last Time: Superpipelining & Superscalar

$$\frac{\text{Seconds}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \frac{\text{Cycles}}{\text{Instruction}} \frac{\text{Seconds}}{\text{Cycle}}$$

**Q. Could adding pipeline stages reduce CPI for an application?**

**A. Yes, due to these problems:**



ARM XScale

8 stages


CS 152 L21: Advanced Processors II

CPI Problem	Possible Solution
Extra branch delays	Branch prediction
Extra load delays	Optimize code
Structural hazards	Optimize code, add hardware

# Today: Dynamic Scheduling Overview

**Goal: Enable out-of-order by breaking pipeline in two: fetch and execution.**

**Example: IBM Power 5:**



**I-fetch and  
decode:**

**Today's  
focus:  
execution  
unit**