

CS152
Computer Architecture and Engineering
Lecture 22

Advanced Caching

April 23, 2003

John Kubiatowicz (www.cs.berkeley.edu/~kubitron)

lecture slides: <http://inst.eecs.berkeley.edu/~cs152/>


4/23/03

©UCB Spring 2003

CS152 / Kubiatowicz
Lec22.1

Recap: Set Associative Cache

- **N-way set associative**: N entries for each Cache Index
 - N direct mapped caches operate in parallel
- **Example: Two-way set associative cache**
 - Cache index selects a "set" from the cache
 - The two tags in the set are compared to the input in parallel
 - Data is selected based on the tag result



4/23/03

©UCB Spring 2003

CS152 / Kubiatowicz
Lec22.2

Recap: Cache Performance

$$\text{Execution_Time} = \frac{\text{Instruction_Count} \times \text{Cycle_Time}}{(\text{Ideal CPI} + \text{Memory_Stalls/Inst} + \text{Other_Stalls/Inst})}$$

$$\text{Memory_Stalls/Inst} = \text{Instruction Miss Rate} \times \text{Instruction Miss Penalty} + \text{Load/Inst} \times \text{Load Miss Rate} \times \text{Load Miss Penalty} + \text{Store/Inst} \times \text{Store Miss Rate} \times \text{Store Miss Penalty}$$

$$\text{Average Memory Access time (AMAT)} = \text{Hit Time}_{L_1} + (\text{Miss Rate}_{L_1} \times \text{Miss Penalty}_{L_1}) = (\text{Hit Rate}_{L_1} \times \text{Hit Time}_{L_1}) + (\text{Miss Rate}_{L_1} \times \text{Miss Time}_{L_1})$$

4/23/03

©UCB Spring 2003

CS152 / Kubiatowicz
Lec22.3

Recap: A Summary on Sources of Cache Misses

- **Compulsory** (cold start or process migration, first reference): first access to a block
 - "Cold" fact of life: not a whole lot you can do about it
 - Note: If you are going to run "billions" of instruction, Compulsory Misses are Insignificant
- **Conflict** (collision):
 - Multiple memory locations mapped to the same cache location
 - Solution 1: Increase cache size
 - Solution 2: Increase associativity
- **Capacity**:
 - Cache cannot contain all blocks access by the program
 - Solution: Increase cache size
- **Coherence** (Invalidation): other process (e.g., I/O) updates memory


4/23/03

©UCB Spring 2003

CS152 / Kubiatowicz
Lec22.4

The Big Picture: Where are We Now?

• The Five Classic Components of a Computer



• Today's Topics:

- Recap last lecture
- Virtual Memory
- Protection
- TLB
- Buses

4/23/03

©UCB Spring 2003

CS152 / Rubinfeld
Lec20.5

How Do you Design a Memory System?

• Set of Operations that must be supported

- read: $\text{data} \leftarrow \text{Mem}[\text{Physical Address}]$
- write: $\text{Mem}[\text{Physical Address}] \leftarrow \text{Data}$



• Determine the internal register transfers

• Design the Datapath

• Design the Cache Controller



4/23/03


©UCB Spring 2003

CS152 / Rubinfeld
Lec20.6

Impact on Cycle Time

Cache Hit Time:

- directly tied to clock rate
- increases with cache size
- increases with associativity



Average Memory Access time =

$$\text{Hit Time} + \text{Miss Rate} \times \text{Miss Penalty}$$

$$\text{Time} = \text{IC} \times \text{CT} \times (\text{Ideal CPI} + \text{memory stalls})$$

4/23/03

©UCB Spring 2003

CS152 / Rubinfeld
Lec20.7

Improving Cache Performance: 3 general options

Average Memory Access time =

$$\text{Hit Time} + (\text{Miss Rate} \times \text{Miss Penalty}) =$$

$$(\text{Hit Rate} \times \text{Hit Time}) + (\text{Miss Rate} \times \text{Miss Time})$$

Options to reduce AMAT:

1. Reduce the miss rate,
2. Reduce the miss penalty, or
3. Reduce the time to hit in the cache.

4/23/03


©UCB Spring 2003

CS152 / Rubinfeld
Lec20.8

Improving Cache Performance

1. Reduce the miss rate,
2. Reduce the miss penalty, or
3. Reduce the time to hit in the cache.

3Cs Absolute Miss Rate (SPEC92)



4/23/03

©UCB Spring 2003

CS152 / Rubinfeld
Lec22.9


4/23/03

©UCB Spring 2003

CS152 / Rubinfeld
Lec22.10

2:1 Cache Rule

miss rate 1-way associative cache size X
= miss rate 2-way associative cache size $X/2$




4/23/03

©UCB Spring 2003

CS152 / Rubinfeld
Lec22.11

3Cs Relative Miss Rate



4/23/03

©UCB Spring 2003

CS152 / Rubinfeld
Lec22.12