

## CS/EE 3710

National Semiconductor CR16  
Compact RISC Processor  
Baseline ISA and Beyond...


## CR16 Architecture

- Part of a microcontroller family from National Semiconductor
  - 16-bit embedded RISC processor core
  - Available in Synthesizeable Verilog HDL
  - Die size of 0.6 mm<sup>2</sup> @ 0.25μ
  - 2 Mbytes of linear address space (2<sup>21</sup>)
  - Less than 0.2mA per MHz @ 3 Volts, 0.35μ
- This has morphed into the CP3000 family...

## CR16 Architecture

- More specs...
  - Static 0 to 66 MHz clock frequency
  - Direct bit manipulation instructions
  - Save and Restore of Multiple Registers
  - Push and Pop of Multiple Registers
  - Hardware Multiplier Unit for fast 16-bit multiplication
  - Interrupt and exception handling


## CR16 Block Diagram



## CR16 Register Set

- All registers are 16 bits wide
  - Except address registers which are 21 bits
  - Original version used 18 bits...
- 16 general purpose registers
- 8 processor registers
  - 3 dedicated address registers (PC, ISP, INTBASE)
  - 1 Processor Status Register
  - 1 configuration register
  - 3 debug-control registers

## CR16 Registers



## Processor Registers

- ◆ **PSR** – Processor Status Register
  - C, T, L, F, Z, N, E, P, I bits
  - Carries, conditions, interrupt enables, etc.
- ◆ **INTBASE** - Interrupt Base register
  - Holds the address of the dispatch table for interrupts and traps
- ◆ **ISP** – Interrupt Stack Pointer
  - Points to the lowest address of the last item stored on the interrupt stack

## CR16 Instruction Encoding

- ◆ More complex than our version...



Figure B-2. Register to Register Format



Figure B-3. Short Immediate Value to Register Format



Figure B-4. Medium Immediate Value to Register Format



Figure B-5. Load/Store Format, Relative with Short Displacement Value



Figure B-6. Load/Store Format, Relative with Medium Displacement Value

## CR16 Instructions

- ◆ Most ALU instructions have two forms
  - **MOV<sub>i</sub>** → **MOVW** or **MOVB**
- ◆ Two-address instruction format
  - One of the two arguments is also used as destination (**Rdest**) and is overwritten
  - **ADD R0, R3 ⇒ R3 := R0 + R3**
- ◆ Little-Endian data references
  - Least-significant is lowest numbered
  - Both bits and bytes

## CR16 Instructions

### MOVES

|      |                       |  |
|------|-----------------------|--|
| MOV  | Rsrc,imm, Rdest       | Move                                   |
| MOVX | Rsrc, Rdest           | Move with sign extension               |
| MOVZ | Rsrc, Rdest           | Move with zero extension               |
| MOVW | imm, (Rdest+1), Rdest | Move 21-bit immediate to register-pair |

### INTEGER ARITHMETIC

|        |                 |  |
|--------|-----------------|--|
| ADD(U) | Rsrc,imm, Rdest | Add  |
| ADDC   | Rsrc,imm, Rdest | Add with carry   |
| MUL    | Rsrc,imm, Rdest | Multiply: Rdest(8) := Rsrc(8) * Rsrc(8)imm<br>Rdest(16) := Rdest(16) + Rsrc(16)imm     |
| MULSB  | Rsrc, Rdest     | Multiply: Rdest(16) := Rsrc(8) * Rsrc(8)   |
| MULSW  | Rsrc, Rdest     | Multiply: Rdest(16), Rdest(8) := Rsrc(16) * Rsrc(16)                                   |
| MULW   | Rsrc, Rdest     | Multiply: Rsrc := (R0, R1, R2, R3) only<br>Rdest(16), Rdest(8) := Rdest(16) * Rsrc(16) |
| SUB    | Rsrc,imm, Rdest | Subtract: Rdest := Rdest - Rsrc  |
| SUBC   | Rsrc,imm, Rdest | Subtract with carry: Rdest := Rdest - Rsrc   |

## More CR16 Instructions

### INTEGER COMPARISON

|       |                 |   |
|-------|-----------------|---|
| CMP   | Rsrc,imm, Rdest | Compare (Rdest = Rsrc)  |
| BREQ  | Rsrc, disp      | Compare Rsrc to 0 and branch if EQUAL<br>Rsrc = (R0, R1, R2, R3) only     |
| BNEQ  | Rsrc, disp      | Compare Rsrc to 0 and branch if NOT EQUAL<br>Rsrc = (R0, R1, R2, R3) only |
| BREQI | Rsrc, disp      | Compare Rsrc to 1 and branch if EQUAL<br>Rsrc = (R0, R1, R2, R3) only     |
| BNEI  | Rsrc, disp      | Compare Rsrc to 1 and branch if NOT EQUAL<br>Rsrc = (R0, R1, R2, R3) only |

### LOGICAL AND BOOLEAN

|      |                 |                                |
|------|-----------------|--------------------------------|
| AND  | Rsrc,imm, Rdest | Logical AND                    |
| OR   | Rsrc,imm, Rdest | Logical OR                     |
| SECD | Rdest           | Save condition code as boolean |
| XOR  | Rsrc,imm, Rdest | Logical exclusive OR           |

### SHIFTS

|      |                 |                             |
|------|-----------------|-----------------------------|
| ASHL | Rsrc,imm, Rdest | Arithmetic left/right shift |
| LSHL | Rsrc,imm, Rdest | Logical left/right shift    |

## Even More CR16 Instructions

### BITS

|      |   |   |
|------|---|---|
| TBIT | Rposition,imm, Rsrc   | Test bit in register                              |
| SBIT | (position, 0/Rbase)<br>(position, disp 16/Rbase)<br>(position, abs) | Set a bit in memory<br>Rbase = (R0, R1, R2, R3)   |
| CBIT | (position, 0/Rbase)<br>(position, disp 16/Rbase)<br>(position, abs) | Clear a bit in memory<br>Rbase = (R0, R1, R2, R3) |
| TBIT | (position, 0/Rbase)<br>(position, disp 16/Rbase)<br>(position, abs) | Test a bit in memory<br>Rbase = (R0, R1, R2, R3)  |

|        |            |   |
|--------|------------|---|
| POPRET | imm, Rdest | Restore registers (similar to POP) and perform JUMP<br>RA or JUMP (RA, ERA), depending on memory mode |
|--------|------------|---|

### PROCESSOR REGISTER MANIPULATION

|     |             |                          |
|-----|-------------|--------------------------|
| LPR | Rsrc, Rsrc  | Load processor register  |
| SPR | Rsrc, Rdest | Store processor register |

## Still More CR16 Instructions

### JUMPS AND LINKAGE


|        |  |   |
|--------|--|---|
| BRcond | disp9<br>disp17<br>disp21                                | Conditional branch using a 9-bit displacement<br>Conditional branch to a small address[S]<br>Conditional branch to a large address[L] |
| BAL    | Rlink, disp17<br>(Rlink+1, Rlink), disp21                | Branch and link to a small address[S]<br>Branch and link to a large address[L]  |
| BR     | disp9<br>disp17<br>disp21                                | Branch using a 9-bit displacement<br>Branch to a small address[S]<br>Branch to a large address[L]                                     |
| EXCP   | vector   | Trap (vector)   |
| Jcond  | (Rtarget+1, Rtarget)                                     | Conditional Jump to a small address[S]<br>Conditional Jump to a large address[L]  |
| JAL    | Rlink, Rtarget<br>(Rlink+1, Rlink), (Rtarget+1, Rtarget) | Jump and link to a small address[S]<br>Jump and link to a large address[L]  |
| JUMP   | Rtarget<br>(Rtarget+1, Rtarget)                          | Jump to a small address[S]<br>Jump to a large address[L]  |
| RETX   |  | Return from exception   |
| PUSH   | imm, Rsrc  | Push "imm" number of registers on user stack, starting with Rsrc  |
| POP    | imm, Rdest   | Restore "imm" number of registers from user stack, starting with Rdest  |

## More and More Instructions

### LOAD AND STORE

|        |  |   |
|--------|--|---|
| LOAD   | disp(Rbase), Rdest<br>abs, Rdest<br>disp(Rpcr+1, Rpcr), Rdest  | Load (register relative)<br>Load (absolute)<br>Load (far-relative)  |
| STORE  | Rsrc, disp(Rbase)<br>Rsrc, disp(Rpcr+1, Rpcr)<br>Rsrc, abs<br>src, imm, disp(Rbase)<br>src, imm, abs | Store (register relative)<br>Store (far-relative)<br>Store (absolute)<br>Store small immediate in memory.<br>Rbase = (R0, R1, R8, R9) |
| LOADW  | imm  | Load 1 to 4 registers (R2 - R5) from memory starting at the address in R0, according to imm count value                               |
| STOREW | imm  | Store 1 to 4 registers (R2 - R5) to memory starting at the address in R1, according to imm count value                                |

## CR16 Memory Map



## CR16 Exceptions

- ♦ Interrupt
  - Exception caused by external activity
  - CR16 recognizes three types, Maskable, Non-maskable, and ISE (In-System Emulator)
- ♦ Trap
  - Exception caused by program action
  - Six types: SVC, DVZ, FLG, BPT, TRC, UND
- ♦ Interrupt process saves PC and PSR on interrupt stack, RETX returns from interrupt

## CR16 Pipeline

- ♦ Three stage pipe
  - Fetch
  - Decode
  - Execute
- ♦ Instruction execution is serialized after an exception
- ♦ Also serialized after LPR, RETX, and EXCP

## Our Class Version!

- ♦ Baseline instruction set uses (almost) fixed instruction encoding
- ♦ Detailed description on the web page
  - All instructions are a single 16-bit word
  - All memory references (inst or data) operate on 16-bit words
  - Not all instructions are included
- ♦ Each group will extend the baseline ISA somehow