

CS152 – Computer Architecture and Engineering

Lecture 6 – Single Cycle + Design Notebook

2004-09-16

John Lazzaro

(www.cs.berkeley.edu/~lazzaro)

Dave Patterson

(www.cs.berkeley.edu/~patterson)

www-inst.eecs.berkeley.edu/~cs152/



Review

* **Timing key concept: critical path**

* **Xilinx: Physical, yet configurable**

Outlin

- **Single clock cycle per instruction**
 - => **Data path resource used at most once per instruction**
 - => **Need to replicate some data path resources if need more than once: memory, ALU/adders, ...**
- **Timing, Testing of Single Cycle**
- **Single Cycle Datapath**
 - 5 generic steps (on next slide)
 - See how far we get this lecture; finish next time