

Smart Fusion Evaluation Kit

Actel Fusion2 based FPGA Evaluation Kit



Index

Sheet #01 - Cover Page
Sheet #02 - Power Supply
Sheet #03 - Digital Power for FPGA
Sheet #04 - Analog Power for FPGA
Sheet #05 - Analog signal
Sheet #06 - JTAG Chain Programming
Sheet #07 - Memory and NC pins
Sheet #08 - OLED Display
Sheet #09 - MSS Block2
Sheet #10 - UART Port 0
Sheet #11 - User Debug Logic
Sheet #12 - Ethernet Interface
Sheet #13 - Mix Signal Connector
Sheet #14 - LCPS
Sheet #15 - Manufacturing Points



Rev B Schematics: DVP-100-000290-001
Rev B Layout: DVP-101-000290-001
Rev B Gerber and Assy Files: DVP-102-000290-001
Rev B BOM: DVP-103-000290-001

Originated By Deepali Gupta	<i>Copyright © 2009 System Level Solutions, Inc. All rights reserved.</i>		
Designed By Bhavesh Desai	Schematic sch_00_Top	Cover Page	
Verified By Deepali Gupta, Bhavesh Desai	Title Smart Fusion Evaluation Kit		
Customer Actel Corporation	Size A	Document Number Actel P/N: DVP-100-000290-001 SCH-SMFSNEVK-0940-B1B	Rev B
Customer P/N DVP-100-000290-001	Date: Tuesday, December 29, 2009	Sheet 1	of 15

USB ACTIVE IN RUSH LIMITER



500mA LOW NOISE LDO 5V TO 1.5V REGULATORS



Copyright © 2010 System Level Solutions, Inc. All rights reserved.			
Submodule	sch_00_Top	Power Supply	
Title	Smart Fusion Evaluation Kit		
Doc	Document Number	SCM-SMPSM2VX-0010-010	Rev. B
Date	Monday, January 04, 2010	Sheet	2 of 15

