


Lecture 25: Feedback Configurations

- Announcements:
- Design Project Checkpoint:
 - ⇒ Due Monday, April 25, 11:59 p.m.
 - ⇒ Send to your TA a spice file for your op amp design that simulates correctly, i.e., that reaches a stable bias point where all transistors are saturated (or linear if an MOS resistor)
 - ⇒ It doesn't need to meet the project specs, but it should simulate correctly
- Lecture Topics:
 - ⇒ Power Supply Rejection Ratio (PSRR) - finish w/ an example
 - ⇒ Advantages of Feedback (revisited)
 - ⇒ Feedback Configurations
 - ⇒ Effect of FB on Z_i and Z_o

• Last Time: PSRR

Ex. CMOS Diff. Input Stage w/ Current Source Load



Definition Power Supply Rejection Ratio (PSRR)

$$PSRR \triangleq \frac{\text{Gain from Input to Output}}{\text{Gain from Supply to Output}} = \frac{A_v |_{N_{DD}=0}}{A_{vD} |_{V_i=0}}$$


Thus, for the above example: $PSRR \approx \frac{g_{m2}(r_{o2} || r_{o4})}{1}$

$$PSRR \approx g_{m2}(r_{o2} || r_{o4})$$

For more complicated ckt, much more is involved.

↳ to make it easier, use a unity gain config.

↳ can also get $PSRR = f(\omega)$




$$V_o = A_{vD}(V_i - V_{N2}) + A_{DD}N_{DD}$$

$$PSRR^+ = \frac{N_{DD}}{V_o}$$

$$V_o(1 + A_{vD}) = A_{DD}N_{DD}$$

$$\frac{V_o}{N_{DD}} \cdot \frac{A_{DD}}{1 + A_{vD}} = \frac{1}{\frac{A_{DD}}{A_{vD}} + 1} \approx \frac{1}{PSRR^+} = \frac{V_o}{N_{DD}}$$



KCL[Ⓢ]: $G_I N_{dd} = (G_I + sC_c + sC_{II}) N_1 - (g_{m3} + sC_c) N_0$

KCL[Ⓢ]: $(g_{m1} + g_{ds1}) N_{dd} = (g_{m5} - sC_c) N_1 + (G_O + sC_c + sC_{II}) N_0$

$G_I = g_{ds1} + g_{ds4} = g_{ds2} + g_{ds4}$
 $G_O = g_{ds6} + g_{ds7}$
 $g_{m1} = g_{m1} + g_{m2}$
 $g_{m3} = g_{m3}$

$[g_{ds} = \frac{1}{r_o}]$
↑
for saturated device.

Get:

$$\left. \frac{N_{dd}}{N_0} \right|_{\text{closed-loop}} = \frac{N_{dd}}{D(s)} = \frac{(\text{numerator})}{(\text{denominator})} \text{ polynomial}$$

→ then use: $N(s) = 1 + \left(\frac{s}{z_1} + \frac{s}{z_2} \right) + \frac{s^2}{2r_0} \approx 1 + \frac{s}{z_1} + \frac{s^2}{2r_0}$

$$PSRR^+ = A_{vo}^+ \left[\frac{(1 + \frac{s}{GB})(1 + \frac{s}{|p_{e1}|})}{(1 + \frac{s}{GB/A_{vo}^+})} \right]$$

where $GB = \text{Gain BW product} = \frac{g_{m1}}{C_c}$

$$A_{vo}^+ = \text{DC PSRR}^+ = \frac{g_{m1} g_{m2}}{G_I g_{ds6}}$$

$$|p_{e1}| = \frac{g_{m1}}{C_{II}} \quad \omega_p^+ = \frac{GB}{A_{vo}^+}$$

To maximize PSRR⁺: (dc) decrease g_{ds6} , raise g_{m1}

$$PSRR^- = A_{vo}^- \left[\frac{(1 + \frac{s}{GB})(1 + \frac{s}{|p_{z1}|})}{(1 + \frac{s}{\omega_p^-})} \right]$$

where $A_{vo}^- = \frac{g_{m1} g_{m2}}{G_I g_{ds7}}$

$$GB = \frac{g_{m1}}{C_c} \quad \omega_p^- = \frac{G_I}{C_c + C_{II}} \approx \frac{G_I}{C_c}$$

$$|p_{z1}| = \frac{g_{m2}}{C_{II}}$$

To maximize PSRR⁻: ① decrease g_{ds7}
② increase $g_{m1} = g_{m3}$

Remarks.


① Since often $g_{m2} < g_{m1} \rightarrow$ often $PSRR^- > PSRR^+$ (etc)

② $\frac{\omega_p^-}{\omega_p^+} = \frac{g_{m1}/C_L}{g_{m2}/C_L} = \frac{g_{m1}}{g_{m2}} \rightarrow$ that's quite large
 $\therefore \omega_p^- \gg \omega_p^+$

Thus, for an NMOS input op amp, $PSRR^-$ is often better than $PSRR^+$. \rightarrow in design, need to worry more about $PSRR^+$!


③ Some methods for reducing PSRR:

- (i) Use buffer-based zero-cancellation in the compensation loop.
- (ii) Use current mirrors, or balanced circuit topologies.
- (iii) Supply-independent biasing.
- (iv) Design strategies to minimize parasitic capacitive feedthrough.





Feedback

\Rightarrow we know this:




Benefits of Negative FB

- ① Stabilizes the gain of the amp against parameter changes & active device variations
- ② Modifies R_i and $R_o \rightarrow$ basically improves their values according to the type of amplifier implemented
 e.g. voltage amp: R_i : large, R_o : small



- current-to-voltage amp: R_i : small, R_o : small
- voltage-to-current amp: R_i : large, R_o : large
- current-to-current amp: R_i : small, R_o : large

- ③ Reduces distortion; improves linearity.
- ④ Increases bandwidth (ω_{-3dB}).



Disadvantages of Neg. FB

- ① Gain is reduced \rightarrow reduction factor \sim equal to the amount of gain stabilization, distortion reduction, etc...
 Solution: Add more stages of gain \rightarrow but this adds cost & power...
- ② Feedback causes stability problems (if not compensated properly)