

**Spring 2004 CS 152
Final Project**

**8-Stage Deep-Pipelined
MIPS Processor**

Members:

Otto Chiu (cs152-ae)
Charles Choi (cs152-bm)
Teddy Lee (cs152-ac)
Man-Kit Leung (cs152-al)
Bruce Wang (cs152-am)

Table Of Contents

- [0. Abstract](#)
- [1. Division of Labor](#)
- [2. Detailed Strategy](#)
 - [2.1 Detailed Strategy](#)
 - [2.2 Stage Summary](#)
 - [2.3 Stage Details](#)
 - [2.4 Forwarding Paths](#)
- [3. Testing](#)
 - [3.1 General testing.](#)
 - [3.2 Victim Cache test.](#)
 - [3.3 Branch Predictor.](#)
 - [3.4 Signed/Unsigned
Multiply/Divide.](#)
- [4. Results](#)

- [5. Conclusion](#)
- [6. Appendix I \(Notebooks\)](#)
- [7. Appendix II \(Schematics\)](#)
- [8. Appendix III \(Verilog Files\)](#)
- [9. Appendix IV \(Testing\)](#)