

EECS150 - Digital Design
Lecture 20 - Finite State Machines 2

April 3, 2003
John Wawrzynek

Outline


- Moore versus Mealy style state machines.
- FSM optimization
 - State Reduction
 - State Assignment

Finite State Machines

- **Example: Edge Detector**

Bits are received one at a time (one per cycle),
such as: 000111010 \longrightarrow *time*

Design a circuit that asserts
its output for one cycle when
the input bit stream changes
from 0 to 1.



Try two different solutions.