



# EECS 150 - Components and Design Techniques for Digital Systems

## Lec 12 - Timing

David Culler

Electrical Engineering and Computer Sciences  
University of California, Berkeley

<http://www.eecs.berkeley.edu/~culler>  
<http://www-inst.eecs.berkeley.edu/~cs150>

18-4-2007

Lec12 eeCS150 Fall07

1



## Outline

- Performance Limits of Synchronous Systems
- Delay in logic gates
- Delay in wires
- Delay in combinational networks
- Clock Skew
- Delay in flip-flops
- Glitches


18-4-2007

Lec12 eeCS150 Fall07

2



## Recall: General Model of Synchronous Circuit



- All wires, except clock, may be multiple bits wide.
- Registers (reg)
  - collections of flip-flops
- clock
  - distributed to all flip-flops
  - typical rate?
- Combinational Logic Blocks (CL)
  - no internal state
  - output only a function of inputs
- Particular inputs/outputs are optional
- Optional Feedback


18-4-2007

Lec12 eeCS150 Fall07

3



## General Model of Synchronous Circuit



- How do we measure performance?
  - operations/sec?
  - cycles/sec?
- What limits the clock rate?
- What happens as we increase the clock rate?

18-4-2007


Lec12 eeCS150 Fall07

4




# Limitations on Clock Rate

## 1 Logic Gate Delay



• What are typical delay values?

## 2 Delays in flip-flops




• Both times contribute to limiting the clock period.

- What must happen in one clock cycle for correct operation?
- Assuming perfect clock distribution (all flip-flops see the clock at the same time):


- All signals must be ready and "setup" before rising edge of clock.



# Example: Parallel-Serial Converter



# General Model of Synchronous Circuit



• In general, for correct operation:

$$T \geq \text{time}(\text{clk} \rightarrow Q) + \text{time}(\text{CL}) + \text{time}(\text{setup})$$

$$T \geq \tau_{\text{clk} \rightarrow Q} + \tau_{\text{CL}} + \tau_{\text{setup}}$$

for all paths.


• How do we enumerate all paths?

- Any circuit input or register output to any register input or circuit output.
- "setup time" for circuit outputs depends on what it connects to
- "clk-Q time" for circuit inputs depends on from where it comes.





# Recall L2: Transistor-level Logic Circuits

• Inverter (NOT gate):



what is the relationship between in and out?

in	out
0 volts	3 volts
3 volts	0 volts







# Qualitative Analysis of Logic Delay

Improved Transistor Model:

- We refer to transistor "strength" as the amount of current that flows for a given  $V_{ds}$  and  $V_{gs}$ .
- The strength is linearly proportional to the ratio of  $W/L$ 
  - typical property
- Turn it on harder allows more current to flow




What is the effective resistance?

18-

EECS150

# Clarify your understanding



What is the  $0 \rightarrow 1$  and  $1 \rightarrow 0$  behavior of a NAND gate?

Why do we need pMOS and nMOS devices in a pass gate?

- used for isolate


18-4-2007

Lec12 EECS150 Fall07




# Gate Switching Behavior

Inverter:




NAND gate:



18-4-2007

# Delays in a series of gates

Cascaded gates:



18-4-2007

