


CS162
 Operating Systems and
 Systems Programming
 Lecture 14

Caching and
 Demand Paging

October 19, 2005
 Prof. John Kubiatowicz
<http://inst.eecs.berkeley.edu/~cs162>

Review: Memory Hierarchy of a Modern Computer System

- Take advantage of the principle of locality to:
 - Present as much memory as in the cheapest technology
 - Provide access at speed offered by the fastest technology




Review: A Summary on Sources of Cache Misses

- Compulsory** (cold start or process migration, first reference): first access to a block
 - "Cold" fact of life: not a whole lot you can do about it
 - Note: If you are going to run "billions" of instruction, Compulsory Misses are insignificant
- Capacity:**
 - Cache cannot contain all blocks access by the program
 - Solution: increase cache size
- Conflict (collision):**
 - Multiple memory locations mapped to the same cache location
 - Solution 1: increase cache size
 - Solution 2: increase associativity
- Coherence (Invalidation):** other process (e.g., I/O) updates memory

4/19/05 Kubiatowicz CS162 @UCB Fall 2005 Lec 14.3

Review: Where does a Block Get Placed in a Cache?

- Example: Block 12 placed in 8 block cache



TLB organization

- How big does TLB actually have to be?
 - Usually small: 128-512 entries
 - Not very big, can support higher associativity
- TLB usually organized as fully-associative cache
 - Lookup is by Virtual Address
 - Returns Physical Address + other info
- What happens when fully-associative is too slow?
 - Put a small (4-16 entry) direct-mapped cache in front
 - Called a "TLB Slice"
- Example for MIPS R3000:

Virtual Address	Physical Address	Dirty	Ref	Valid	Access	ASID
0xFA00	0x0008	Y	N	Y	R/W	34
0x0040	0x0010	N	Y	Y	R	0
0x0041	0x0011	N	Y	Y	R	0

10/19/05

Kubiatowicz CS162 @UCB Fall 2005

Lec 14.0

Example: R3000 pipeline includes TLB "stages"

MIPS R3000 Pipeline

Inst Fetch	Dec/Reg	ALU / E.A	Memory	Write Back
ILB	I-Cache	IF	Operation	WB
		E.A.	ILB	D-Cache

ILB

64 entry, on-chip, fully associative, software ILB fault handler

Virtual Address Space



0xx User segment (caching based on 1st ILB entry)
100 Kernel physical space, cached
101 Kernel physical space, uncached
11x Kernel virtual space

Allows context switching among
64 user processes without ILB flush


10/19/05

Kubiatowicz CS162 @UCB Fall 2005

Lec 14.10

Reducing translation time further

- As described, TLB lookup is in serial with cache lookup:



- Machines with TLBs go one step further; they overlap TLB lookup with cache access.
 - Works because offset available early


10/19/05

Kubiatowicz CS162 @UCB Fall 2005

Lec 14.11

Overlapping TLB & Cache Access

- Here is how this might work with a 4K cache:



- What if cache size is increased to 8KB?
 - Overlap not complete
 - Need to do something else. See CS152/252
- Another option: Virtual Caches
 - Tags in cache are virtual addresses
 - Translation only happens on cache misses

10/19/05

Kubiatowicz CS162 @UCB Fall 2005

Lec 14.12