

- Pipelining
 - Pipelining the control unit allows the execution of multiple instructions to be overlapped.
 - Instructions are overlapped to improve effective execution time.
 - Key factor in making today's computers faster.
 - See Figure 6.1 Laundry example.
 - A pipeline consists of several stages or segments.
 - Break instruction executions into steps (Book uses 5 - 4 or 5 typical some computers have more or less)
 - IF - Instruction fetch
 - ID - Instruction decode
 - EX - Execute (perform required ALU operation)
 - DM - Memory (access data memory during load or store)
 - WB - Write result into GPR
 - Ideally the throughput (how often an instruction exits the pipeline) is one instruction per segment time or machine cycle.
 - This translates into a speedup of k where k is the number of segments.
 - This is the ideal. In practice the speedup is less than k since the minimum time required by each stage will not be exactly balanced.
 - We must slow everything down to match the slowest stage.
 - In addition there is an overhead associated with each stage.
 - Pipelining is **almost** invisible to the programmer.

Additions and changes are required to pipeline the processor.

1. The PC must be capable of being incremented on each clock cycle. This requires an incrementer circuit that is independent of the ALU.

$PC \leftarrow PC$

$PC \leftarrow PC + 4$

2. Latches are needed to hold values that are required later in pipeline. IR, ALU, next PC, etc.

HAZARDS

- Hazards prevent pipeline from achieving ideal performance.
 - Much of this chapter will deal with eliminating hazards.
 - There are three types of hazards.
1. Structural Hazard - Resource conflicts.
 - Memory is needed to load data and fetch instruction at the same time.
 - Typically processor will have separate cache memories for instruction and data.
 - with 95% or better hit rate.
 2. Data Hazard - Instruction depends on result of previous instructions that has not been stored.
 - ADD R1,R2,R3
 - SUB R4,R5,R1
 3. Control Hazard - Branches and other instructions that change the PC.
 - ADD R1,R2,R3
 - BEQZ R1,NEW
 - ADD R4,R5,R6

Hazards cause pipeline to stall.

Version 1.1

I - Type instruction

	31	6	5	5	16	0
Opcode	rs ¹		rt	n/offset		

R - Type

6	5	5	5	5	6
Opcode	rs	rt	rd	shamt	func

J - Type

6	26
Opcode	raddr

DEFINITIONS

$op = op(5..0) = IR(31..26)$ $Rs = Rs(4..0) = IR(25..21)$ $Rt = Rt(4..0) = IR(20..16)$
 $Rd = Rd(4..0) = IR(15..11)$ $n = n(15..0) = IR(15..0)$ $ofst = ofst(15..0) = IR(15..0)$
 $shamt = shamt(4..0) = IR(10..6)$ $func = func(5..0) = IR(5..0)$ $addr = addr(25..0) = IR(25..0)$

When referring to bits in the IR, Rs, Rt, and Rd to represent the bits that address GPR's. Otherwise rs, rt, and rd will be used to represent the contents of particular GPR's. Specifically: $rs = GPR(IR(25..21))$, $rt = GPR(IR(20..26))$, and $rd = GPR(IR(15..11))$. The proper interpretation should be obvious from the context.


The MIPS (KIPS) Instruction Set

<i>lw</i>	rt,ofst(rs)	rt \leftarrow M(rs + \pm ofst)
<i>sw</i>	rt,ofst(rs)	M(rs + \pm ofst) \leftarrow rt
<i>beq</i>	rs,rt,ofst	if rs=rt then PC \leftarrow PC + \pm ofst 00 else PC \leftarrow PC+4
<i>add</i>	rd,rs,rt	rd \leftarrow rs + rt
<i>sub</i>	rd,rs,rt	rd \leftarrow rs - rt
<i>and</i>	rd,rs,rt	rd \leftarrow rs & rt
<i>or</i>	rd,rs,rt	rd \leftarrow rs rt
<i>slt</i>	rd,rs,rt	If rs < rt ² then rd \leftarrow 1 else rd \leftarrow 0
<i>addi</i>	rt,rs,n	rt \leftarrow rs + \pm n
<i>andi</i>	rt,rs,n	rt \leftarrow rs & \pm n
<i>j</i>	addr	PC \leftarrow PC(31..28) addr 00
<i>jr</i>	rs	PC \leftarrow rs

¹ These 5 bits specify which register is rs.

² rs and rt are treated as signed integers.

The pipeline V1.3



Pipelined Micro Operations Version 1.0

<p>IR \square IR</p> <p>IRX \square IRX⁴</p> <p>IRM \square IRM</p> <p>IRW \square IRW</p> <p>ALUM \square ALUM</p> <p>ALUW \square ALUW</p> <p>PC \square PC</p> <p>PCX \square PCX</p> <p>A \square A</p> <p>B \square B</p> <p>Ri \square Ri⁶</p> <p>SMDR \square SMDR</p> <p>LMDR \square LMDR</p> <p>ZERO⁸ \square 0</p> <p>SA := 0</p> <p>SA := 1</p> <p>SA := 4</p> <p>SA := A</p> <p>SA := ALUM</p> <p>SA := ALUW</p>	<p>IR \square IM(PC)</p> <p>IRX \square IR</p> <p>IRM \square IRX</p> <p>IRW \square IRM</p> <p>ALUM \square SA op SB⁵</p> <p>ALUW \square ALUM</p> <p>PC \square PC + 4</p> <p>PCX \square PC</p> <p>A \square rs</p> <p>B \square rt</p> <p>Ri \square ALUW⁷</p> <p>SMDR \square B</p> <p>LMDR \square DM(ALUW)</p> <p>ZERO \square 1</p> <p>SB := 0</p> <p>SB := 1</p> <p>SB := 4</p> <p>SB := B</p> <p>SB := \squareIRX.n</p> <p>SB := ALUM</p> <p>SB := ALUW</p>	<p>PC \square PCX + \squareIRX.n 00</p> <p>PC \square PCX(31..28) IRX.addr 00</p> <p>Ri \square LMDR</p> <p>Data memory write</p> <p>DM(ALUW) \square SMDR</p>
---	--	---

³ This is the combinational logic associated with the ALU. The output of the combinational ALU is normally transferred into the register ALUM on a clock transition.

⁴ When pipeline stalls

⁵ op \square {+, -, &, ...}

⁶ i \square {0, 1, ..., 31}

⁷ " \square " means that the transfer takes place on the clock edge before the transfer caused by " \square ". This will be explained later.

⁸ ZERO is a one bit register that contains the zero output of the ALU.