

**CS/COE0447**

# **Computer Organization & Assembly Language**

**Chapter 5 Part 3**

**Short reference version**

# Multi-Cycle Execution: R-type

- Instruction fetch
  - $IR \leftarrow \text{Memory}[PC]$ ; `sub $t0,$t1,$t2`
  - $PC \leftarrow PC + 4$ ;
- Decode instruction/register read
  - $A \leftarrow \text{Reg}[IR[25:21]]$ ; `rs`
  - $B \leftarrow \text{Reg}[IR[20:16]]$ ; `rt`
  - $ALUOut \leftarrow PC + (\text{sign-extend}(IR[15:0]) \ll 2)$ ;
- Execution
  - $ALUOut \leftarrow A \text{ op } B$ ; `op = add, sub, and, or, ...`
- Completion
  - $\text{Reg}[IR[15:11]] \leftarrow ALUOut$ ; `$t0  $\leftarrow$  ALU result`

# Multi-cycle Execution: lw

- **Instruction fetch**
  - $IR \leftarrow \text{Memory}[PC]; \text{lw } \$t0, -12(\$t1)$
  - $PC \leftarrow PC + 4;$
- **Instruction Decode/register read**
  - $A \leftarrow \text{Reg}[IR[25:21]]; rs$
  - $B \leftarrow \text{Reg}[IR[20:16]];$
  - $ALUOut \leftarrow PC + (\text{sign-extend}(IR[15:0]) \ll 2);$
- **Execution**
  - $ALUOut \leftarrow A + \text{sign-extend}(IR[15:0]); \$t1 + -12 \text{ (sign extended)}$
- **Memory Access**
  - $MDR \leftarrow \text{Memory}[ALUOut]; M[\$t1 + -12]$
- **Write-back**
  - Load:  $\text{Reg}[IR[20:16]] \leftarrow MDR; \$t0 \leftarrow M[\$t1 + -12]$