


I. The MOS Capacitor in Thermal Equilibrium

A. Introduction





- Oxide = SiO_2 ... a near-perfect insulator.
- Assume zero charge in the oxide, electric field is constant and potential is linear in the oxide.
- n^+ polysilicon has a potential which is the maximum possible in silicon:


$$\phi_{n^+} = 550 \text{ mV}$$

- Example parameters $t_{ox} = 15 \text{ nm} = 150 \text{ \AA}$ $N_a = 10^{17} \text{ cm}^{-3}$
- $\phi_p = -420 \text{ mV}$
- The *surface potential* ϕ_s is the potential at the Si/SiO_2 interface
- Strategy: same as pn junction electrostatics: first thermal equilibrium, then with an applied bias.


B. Thermal Equilibrium MOS Electrostatics - Qualitative



(a)




(b)



II. MOS Capacitor under Bias

A. Introduction

- No steady-state current between the n^+ poly gate and the substrate.
- $J_n = 0$ and $J_p = 0$
- Absence of current implies that we can relate potential to carrier concentration in the silicon substrate.



- Flatband condition: cancel built-in drop by applying

$$V_{GB} = -(\phi_{n+} - \phi_p) = V_{FB}$$

$$V_{FB} = -970 \text{ mV for } N_a = 10^{17} \text{ cm}^{-3}$$

- For $V_{GB} = V_{FB}$, the internal potential is constant through the structure since both the gate and the p-type substrate have the same potential.