

Course Title: Digital Logic Laboratory Course Number: EGC-208 Credit: 1 Co-requisite: EGC230 URL: http://www.engr.newpaltz.edu/~bai	Instructor: Dr. Baback Izadi Office: 103 Resnick Engineering Hall Phone: (845) 257-3823 FAX: (845) 257-3730 Email: bai@engr.newpaltz.edu
Days: Wednesday Time: 9:25 – 12:05 PM Room: REH 210	Office Hours: Tuesday 10:45 AM – 12:15PM Wednesday 1:30 PM – 2:30 PM Friday 10:45 AM – 12:15 PM And by appointment

1. Catalog Description

Experiments in both combinational and sequential logic circuits - BCD to 7-segment display decoders, full adder, adder-subtractor, and arithmetic and logic unit (ALU). VHDL implementation. Synchronous sequential circuits using D flip-flops, counter designs. This lab uses software tools such as Electronic WorkBench and Xilinx ISE. Designs are finally downloaded into FPGA boards.

2. Desired Learning Outcomes (LO's)

- I. Students will learn digital design principles and practices and implement large-scale digital systems, which incorporate digital devices at all complexity levels.
- II. Students will utilize state-of-the-art design entry tools such as schematic capture and VHDL to design and implement their circuits in Field Programmable Gate Arrays.
- III. Students will work in teams to design, simulate, and implement digital circuits.

3. Course Contribution to Student Outcomes

This lab contributes to our program outcomes as specified in the following table:

Student Outcome	Contributed Learning Outcome	Level of Contribution 3 /3 = strong; 2/3 = moderate; 1/3 = marginal
a) An ability to apply knowledge of mathematics, science and engineering	I	2/3
b) An ability to design and conduct experiments, as well as to analyze and interpret data.	II	3/3
d) An ability to function on multidisciplinary teams.	III	3/3
k) An ability to use the techniques, skills, and modern engineering tools necessary for	II	3/3

* ABET: Accreditation Board for Engineering and Technology

Design Team:

Teams of two students will complete each lab as a unit. Team members must be active in all phases of the lab. Inactive team member can be removed at the discretion of other team member or the instructor. Inactivity of team members should be brought to the attention of the instructor. Please note that **attendance is compulsory.**

General Instructions:

All materials related to the lab will be available on course website (http://www.engr.newpaltz.edu/~bai/CSE45208/EGC208_fall.htm.) The students should review the lab prior to the scheduled lab period and be prepared for the lab. A brief overview of the lab experiment will be given at the beginning of each new lab session.

Each student must keep a separate lab notebook, and record all their work (preparatory work and all their observations during the lab session) in it. Each lab should begin on a new page (with no pages left blank) and should include the **Title of the lab, Experiment #, and the Date.**

Once the lab is completed, the teaching assistant or the instructor will sign off both the cover sheet and the notebook.

The lab notebook must be available for inspection by the instructor and /or TA. It will be reviewed periodically and will be graded. You need to turn in your lab notebook at the end of the semester for grading.

Lab Report Guidelines:

A final report (only one report per team) is to be turned in for each lab. **Late lab reports will not be accepted.** If your report is not complete by the due date, you should hand in an incomplete report for a partial credit. You should use a word processor and CAD tools to professionally document your work. The report should have the following sections:

- ◆ Departmental cover sheet (use **standard template**, a copy can be found at: http://www.engr.newpaltz.edu/~bai/CSE45208/EGC208_fall.htm) indicating title of the Lab, course name and number, date (semester and year), and the name of each team member.
- ◆ Table of contents.
- ◆ Introduction – A brief introduction to the topic, and the experiment being carried out.
- ◆ Procedure - all design steps should be documented including the truth table, state table, state diagram, Karnaugh maps, circuitry, etc.
- ◆ Simulation results if needed.
- ◆ Conclusion (problems encountered, lessons learned, etc.).
- ◆ References

Your report should be free of grammatical and spelling errors. Your lab report should reflect only your team's work. If unreasonable similarities are recognized between the turned in reports, they will receive failing grades.

Assignments:

Assignments will be posted on the course web site:

http://www.engr.newpaltz.edu/~bai/CSE45208/EGC208_fall.htm

Tentative lab schedules are as follows:

Lab number	Title
1	<u>Introduction</u>
2	<u>A 4-bit Adder</u>
3	<u>Design of a Combinational Logic Circuit</u>
4	<u>Design of Full Adder</u>
5	<u>Design of a Seven Segment Display</u>
6	<u>Design of an Adder/Subtractor unit</u>
7	<u>Design of a four-bit ALU using Xilinx</u>
8	<u>VHDL implementation of a four-bit ALU using Xilinx</u>

Grading Policy:

	Grading weights
Completed lab notebook with 100% of labs signed off (partially completed lab notebook with at least 70% of labs (4 labs) signed off	15% (10%)
Presentation	5%
Formal lab report:	80%
Total:	100%

Each lab report is graded on a 0-10 point scale. A report without a signature is graded on a 0-5 point scale.

Presentation:

Each team is expected to make a Power Point presentation of 10 to 15 minutes on the last day of lab. You may consult with me and choose one the labs. Your presentation should include your design problem and your solution at the appropriate detail. You should conclude with encountered problems and lesson learned.