

CS152
Computer Architecture and Engineering
Lecture 20

Locality and Memory Technology

November 9th, 2001

John Kubiatowicz (<http://cs.berkeley.edu/~kubitron>)

lecture slides: <http://www-inst.eecs.berkeley.edu/~cs152/>

11/9/01

©UCB Fall 2001

CS152 / Kubiatowicz
Lect 20.1

11/9/01

©UCB Fall 2001

CS152 / Kubiatowicz
Lect 20.2

The Big Picture: Where are We Now?

The Five Classic Components of a Computer



Today's Topics:

- Recap last lecture
- Locality and Memory Hierarchy
- Administrative
- SRAM Memory Technology
- DRAM Memory Technology
- Memory Organization


Technology Trends (from 1st lecture)

	Capacity	Speed (latency)
Logic:	2x in 3 years	2x in 3 years
DRAM:	4x in 3 years	2x in 10 years
Disk:	4x in 3 years	2x in 10 years

DRAM			
Year	Size	Cycle Time	
1980	84 Kb	260 ns	$1000:1!$ (Size) $2:1!$ (Cycle Time)
1983	268 Kb	220 ns	
1988	1 Mb	180 ns	
1988	4 Mb	186 ns	
1992	18 Mb	146 ns	
1996	84 Mb	120 ns	

Who Cares About the Memory Hierarchy?

Processor-DRAM Memory Gap (latency)



Today's Situation: Microprocessor

- Rely on caches to bridge gap
- Microprocessor-DRAM performance gap

- time of a full cache miss in instructions executed
- | | | |
|---------------------|----------------------------------|------------------|
| 1st Alpha (7000): | 340 ns/6.0 ns = 58 clock cycles | 138 Instructions |
| 2nd Alpha (8400): | 288 ns/3.3 ns = 88 clock cycles | 320 Instructions |
| 3rd Alpha (Lib.d.): | 180 ns/1.7 ns = 108 clock cycles | 848 Instructions |
- $1/2 \times \text{latency} \times \text{clock rate} \times \text{Instr/clock} \Rightarrow \sim 5 \times$

