

ARM® and Thumb®-2 Instruction Set

Quick Reference Card

Key to Tables			
Rn [, <opsh>]	See Table Register, optionally shifted by constant		
<Operand2>	See Table Flexible Operand 2 . Shift and rotate are only available as part of Operand2.	<reglist>	A comma-separated list of registers, enclosed in braces { and }.
<fields>	See Table PSR fields .	<reglist-PC>	As <reglist>, must not include the PC.
<PSR>	Either CPSR (Current Processor Status Register) or SPSR (Saved Processor Status Register)	<reglist+PC>	As <reglist>, including the PC.
C*, V*	Flag is unpredictable in Architecture v4 and earlier, unchanged in Architecture v5 and later.	+/-	+ or -. (+ may be omitted.)
<Rn sh>	Can be Rn or an immediate shift value. The values allowed for each shift type are the same as those shown in Table Register, optionally shifted by constant .	§	See Table ARM architecture versions .
x, y	B meaning half-register [15:0], or T meaning [31:16].	<iflags>	Interrupt flags. One or more of a, i, F (abort, interrupt, fast interrupt).
<imm8m>	ARM: a 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits. Thumb: a 32-bit constant, formed by left-shifting an 8-bit value by any number of bits, or a bit pattern of one of the forms 0xXYXYXYXY, 0x00XY00XY or 0xXY00XY00.	<p_mode>	See Table Processor Modes
<prefix>	See Table Prefixes for Parallel instructions	SPm	SP for the processor mode specified by <p_mode>
{ IA IB DA DB }	Increment After, Increment Before, Decrement After, or Decrement Before. IB and DA are not available in Thumb state. If omitted, defaults to IA.	<lsb>	Least significant bit of bitfield.
<size>	B, SB, H, or SH, meaning Byte, Signed Byte, Halfword, and Signed Halfword respectively. SB and SH are not available in STR instructions.	<width>	Width of bitfield. <width> + <lsb> must be <= 32.
		{ X }	RsX is Rn rotated 16 bits if X present. Otherwise, RsX is Rn.
		{ ! }	Updates base register after data transfer if ! present (pre-indexed).
		{ S }	Updates condition flags if S present.
		{ T }	User mode privilege if T present.
		{ R }	Rounds result to nearest if R present, otherwise truncates result.

Operation		§	Assembler	S updates	Action	Notes
Add	Add		ADD{S} Rd, Rn, <Operand2>	N Z C V	Rd := Rn + Operand2	N
	with carry		ADC{S} Rd, Rn, <Operand2>	N Z C V	Rd := Rn + Operand2 + Carry	N
	wide	T2	ADD Rd, Rn, #<imm12>		Rd := Rn + imm12, imm12 range 0-4095	T, P
	saturating {doubled}	SE	Q{D}ADD Rd, Rn, Rn		Rd := SAT(Rn + Rn) doubled: Rd := SAT(Rn + SAT(Rn * 2))	Q
Address	Form PC-relative address		ADR Rd, <label>		Rd := <label>, for <label> range from current instruction see Note I.	N, L
Subtract	Subtract		SUB{S} Rd, Rn, <Operand2>	N Z C V	Rd := Rn - Operand2	N
	with carry		SBC{S} Rd, Rn, <Operand2>	N Z C V	Rd := Rn - Operand2 - NOT(Carry)	N
	wide	T2	SUB Rd, Rn, #<imm12>	N Z C V	Rd := Rn - imm12, imm12 range 0-4095	T, P
	reverse subtract		RSB{S} Rd, Rn, <Operand2>	N Z C V	Rd := Operand2 - Rn	N
	reverse subtract with carry		RSC{S} Rd, Rn, <Operand2>	N Z C V	Rd := Operand2 - Rn - NOT(Carry)	A
	saturating {doubled}	SE	Q{D}SUB Rd, Rn, Rn		Rd := SAT(Rn - Rn) doubled: Rd := SAT(Rn - SAT(Rn * 2))	Q
	Exception return without stack		SUBS PC, LR, #<imm8>		PC = LR - imm8, CPSR = SPSR(current mode), imm8 range 0-255.	T
Parallel arithmetic	Halfword-wise addition	6	<prefix>ADDL6 Rd, Rn, Rm		Rd[31:16] := Rn[31:16] + Rm[31:16], Rd[15:0] := Rn[15:0] + Rm[15:0]	G
	Halfword-wise subtraction	6	<prefix>SUBL6 Rd, Rn, Rm		Rd[31:16] := Rn[31:16] - Rm[31:16], Rd[15:0] := Rn[15:0] - Rm[15:0]	G
	Byte-wise addition	6	<prefix>ADD8 Rd, Rn, Rm		Rd[31:24] := Rn[31:24] + Rm[31:24], Rd[23:16] := Rn[23:16] + Rm[23:16], Rd[15:8] := Rn[15:8] + Rm[15:8], Rd[7:0] := Rn[7:0] + Rm[7:0]	G
	Byte-wise subtraction	6	<prefix>SUB8 Rd, Rn, Rm		Rd[31:24] := Rn[31:24] - Rm[31:24], Rd[23:16] := Rn[23:16] - Rm[23:16], Rd[15:8] := Rn[15:8] - Rm[15:8], Rd[7:0] := Rn[7:0] - Rm[7:0]	G
	Halfword-wise exchange, add, subtract	6	<prefix>ASX Rd, Rn, Rm		Rd[31:16] := Rn[31:16] + Rm[15:0], Rd[15:0] := Rn[15:0] - Rm[31:16]	G
	Halfword-wise exchange, subtract, add	6	<prefix>SAX Rd, Rn, Rm		Rd[31:16] := Rn[31:16] - Rm[15:0], Rd[15:0] := Rn[15:0] + Rm[31:16]	G
	Unsigned sum of absolute differences	6	USAD8 Rd, Rn, Rn		Rd := Abs(Rm[31:24] - Rs[31:24]) + Abs(Rm[23:16] - Rs[23:16]) + Abs(Rm[15:8] - Rs[15:8]) + Abs(Rm[7:0] - Rs[7:0])	
	and accumulate	6	USADA8 Rd, Rn, Rn, Rn		Rd := Rn + Abs(Rm[31:24] - Rs[31:24]) + Abs(Rm[23:16] - Rs[23:16]) + Abs(Rm[15:8] - Rs[15:8]) + Abs(Rm[7:0] - Rs[7:0])	
Saturate	Signed saturate word, right shift	6	SSAT Rd, #<sat>, Rn{, ASR <sh>}		Rd := SignedSat((Rn ASR sh), sat). <sat> range 1-32, <sh> range 1-31.	Q, R
	Signed saturate word, left shift	6	SSAT Rd, #<sat>, Rn{, LSL <sh>}		Rd := SignedSat((Rn LSL sh), sat). <sat> range 1-32, <sh> range 0-31.	Q
	Signed saturate two halfwords	6	SSATL6 Rd, #<sat>, Rn		Rd[31:16] := SignedSat(Rm[31:16], sat), Rd[15:0] := SignedSat(Rm[15:0], sat). <sat> range 1-16.	Q
	Unsigned saturate word, right shift	6	USAT Rd, #<sat>, Rn{, ASR <sh>}		Rd := UnsignedSat((Rn ASR sh), sat). <sat> range 0-31, <sh> range 1-31.	Q, R
	Unsigned saturate word, left shift	6	USAT Rd, #<sat>, Rn{, LSL <sh>}		Rd := UnsignedSat((Rn LSL sh), sat). <sat> range 0-31, <sh> range 0-31.	Q
	Unsigned saturate two halfwords	6	USATL6 Rd, #<sat>, Rn		Rd[31:16] := UnsignedSat(Rm[31:16], sat), Rd[15:0] := UnsignedSat(Rm[15:0], sat). <sat> range 0-15.	Q

ARM and Thumb-2 Instruction Set

Quick Reference Card

Operation		§	Assembler	Action	Notes
Bit field	Bit Field Clear	T2	BFC Rd, #<lsb>, #<width>	Rd[(width+lsb-1):lsb] := 0, other bits of Rd unaffected	
	Bit Field Insert	T2	BFI Rd, Rn, #<lsb>, #<width>	Rd[(width+lsb-1):lsb] := Rn[(width-1):0], other bits of Rd unaffected	
	Signed Bit Field Extract	T2	SBFX Rd, Rn, #<lsb>, #<width>	Rd[(width-1):0] = Rn[(width+lsb-1):lsb], Rd[31:width] = Replicate(Rn[width+lsb-1])	
	Unsigned Bit Field Extract	T2	UBFX Rd, Rn, #<lsb>, #<width>	Rd[(width-1):0] = Rn[(width+lsb-1):lsb], Rd[31:width] = Replicate(0)	
Pack	Pack halfword bottom + top	6	PKHBT Rd, Rn, Rm{, LSL #<sh>}	Rd[15:0] := Rn[15:0], Rd[31:16] := (Rm LSL sh)[31:16], sh 0-31.	
	Pack halfword top + bottom	6	PKHTB Rd, Rn, Rm{, ASR #<sh>}	Rd[31:16] := Rn[31:16], Rd[15:0] := (Rm ASR sh)[15:0], sh 1-32.	
Signed extend	Halfword to word	6	SXTH Rd, Rm{, ROR #<sh>}	Rd[31:0] := Signlextend((Rm ROR (8 * sh))[15:0]), sh 0-3.	N
	Two bytes to halfwords	6	EXTB16 Rd, Rm{, ROR #<sh>}	Rd[31:16] := Signlextend((Rm ROR (8 * sh))[23:16]), Rd[15:0] := Signlextend((Rm ROR (8 * sh))[7:0]), sh 0-3.	
	Byte to word	6	SXTB Rd, Rm{, ROR #<sh>}	Rd[31:0] := Signlextend((Rm ROR (8 * sh))[7:0]), sh 0-3.	N
Unsigned extend	Halfword to word	6	UXTH Rd, Rm{, ROR #<sh>}	Rd[31:0] := Zerolextend((Rm ROR (8 * sh))[15:0]), sh 0-3.	N
	Two bytes to halfwords	6	UXTB16 Rd, Rm{, ROR #<sh>}	Rd[31:16] := Zerolextend((Rm ROR (8 * sh))[23:16]), Rd[15:0] := Zerolextend((Rm ROR (8 * sh))[7:0]), sh 0-3.	
	Byte to word	6	UXTB Rd, Rm{, ROR #<sh>}	Rd[31:0] := Zerolextend((Rm ROR (8 * sh))[7:0]), sh 0-3.	N
Signed extend with add	Halfword to word, add	6	SXTAH Rd, Rn, Rm{, ROR #<sh>}	Rd[31:0] := Rn[31:0] + Signlextend((Rm ROR (8 * sh))[15:0]), sh 0-3.	
	Two bytes to halfwords, add	6	EXTAB16 Rd, Rn, Rm{, ROR #<sh>}	Rd[31:16] := Rn[31:16] + Signlextend((Rm ROR (8 * sh))[23:16]), Rd[15:0] := Rn[15:0] + Signlextend((Rm ROR (8 * sh))[7:0]), sh 0-3.	
	Byte to word, add	6	SXTAB Rd, Rn, Rm{, ROR #<sh>}	Rd[31:0] := Rn[31:0] + Signlextend((Rm ROR (8 * sh))[7:0]), sh 0-3.	
Unsigned extend with add	Halfword to word, add	6	UXTAH Rd, Rn, Rm{, ROR #<sh>}	Rd[31:0] := Rn[31:0] + Zerolextend((Rm ROR (8 * sh))[15:0]), sh 0-3.	
	Two bytes to halfwords, add	6	UXTAB16 Rd, Rn, Rm{, ROR #<sh>}	Rd[31:16] := Rn[31:16] + Zerolextend((Rm ROR (8 * sh))[23:16]), Rd[15:0] := Rn[15:0] + Zerolextend((Rm ROR (8 * sh))[7:0]), sh 0-3.	
	Byte to word, add	6	UXTAB Rd, Rn, Rm{, ROR #<sh>}	Rd[31:0] := Rn[31:0] + Zerolextend((Rm ROR (8 * sh))[7:0]), sh 0-3.	
Reverse	Bits in word	T2	RBIT Rd, Rm	For (i = 0; i < 32; i++) : Rd[i] = Rm[31 - i]	
	Bytes in word	6	REV Rd, Rm	Rd[31:24] := Rm[7:0], Rd[23:16] := Rm[15:8], Rd[15:8] := Rm[23:16], Rd[7:0] := Rm[31:24]	N
	Bytes in both halfwords	6	REV16 Rd, Rm	Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[31:24] := Rm[23:16], Rd[23:16] := Rm[31:24]	N
	Bytes in low halfword, sign extend	6	REVSH Rd, Rm	Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[31:16] := Rm[7] * 	N
Select	Select bytes	6	SEL Rd, Rn, Rm	Rd[7:0] := Rn[7:0] if GI[0] = 1, else Rd[7:0] := Rm[7:0] Bits[15:8], [23:16], [31:24] selected similarly by GI[1], GI[2], GI[3]	
If-Then	If-Then	T2	IT{pattern} {cond}	Makes up to four following instructions conditional, according to pattern. pattern is a string of up to three letters. Each letter can be T (Then) or I (Ifse). The first instruction after IT has condition cond. The following instructions have condition cond if the corresponding letter is T, or the inverse of cond if the corresponding letter is I. See Table Condition Field for available condition codes.	T U
Branch	Branch		B <label>	PC := label. label is this instruction ±32MB (T2: ±16MB, T: -252 - +256B)	N, B
	with link		BL <label>	LR := address of next instruction, PC := label. label is this instruction ±32MB (T2: ±16MB).	
	and exchange	4T	BX Rm	PC := Rm. Target is Thumb if Rm[0] is 1, ARM if Rm[0] is 0.	N
	with link and exchange (1)	5T	BLX <label>	LR := address of next instruction, PC := label, Change instruction set. label is this instruction ±32MB (T2: ±16MB).	C
	with link and exchange (2)	5	BLX Rm	LR := address of next instruction, PC := Rm[31:1]. Change to Thumb if Rm[0] is 1, to ARM if Rm[0] is 0.	N
	and change to Jazelle state	5J	BXJ Rm	Change to Jazelle state if available	
	Compare, branch if (non) zero	T2	CB{N}Z Rn, <label>	If Rn {= or !=} 0 then PC := label. label is (this instruction + 4-130).	N T U
Table Branch Byte	T2	TBB [Rn, Rm]	PC = PC + Zerolextend(Memory(Rn + Rm, 1) << 1). Branch range 4-512. Rn can be PC.	T U	
Table Branch Halfword	T2	TBH [Rn, Rm, LSL #1]	PC = PC + Zerolextend(Memory(Rn + Rm << 1, 2) << 1). Branch range 4-131072. Rn can be PC.	T U	
Move to or from PSR	PSR to register		MRS Rd, <PSR>	Rd = PSR	
	register to PSR		MSR <PSR>_<fields>, Rm	PSR := Rm (selected bytes only)	
	immediate to PSR		MSR <PSR>_<fields>, #<imm8m>	PSR := immed_8r (selected bytes only)	
Processor state change	Change processor state	6	CPSID <i>flags> {, #<p_mode>}	Disable specified interrupts, optional change mode.	U, N
		6	CPSIE <i>flags> {, #<p_mode>}	Enable specified interrupts, optional change mode.	U, N
	Change processor mode	6	CPS #<p_mode>		U
	Set endianness	6	SETPEND <endianness>	Sets endianness for loads and saves. <endianness> can be BE (Big Endian) or LE (Little Endian).	U, N